In a parallel time-interleaved data sampling system, timing and amplitude mismatches of this structure degrade the performance of the whole ADC system. In this paper, an adaptive blind synthesis calibration algorithm is proposed, which could estimate the timing, gain and offset errors simultaneously, and calibrate automatically.
Introduction
Because of the limits of electronic component and manufacture technique, the timeinterleaved Analog-to-Digital Converter (TIADC) parallel sampling technique is the most effective method to meet high sampling rate and high resolution sampling requests [1] . Unfortunately, the performance of this system is degraded by the following effects: (1) The mismatching of amplitude among various channels. ( 2) The different phase delay of sampling synchronization circuits. The gain, offset, and timing mismatches lead to additional spurious components in the spectrum, and degrade the system Signal-to-Noise Ratio (SNR) [2] . So, digital post-processing methods are needed, when analog matching techniques are either too imprecise or too expensive.
Over the years, many methods have been proposed to compensate or reduce the errors effectively. For stationary mismatches, the generalized cross correlator [3] is a classical estimator, as well as the discrete-time Fourier-transform-based method [4] provides viable solutions to the delay estimation problem. An offset compensation method utilizing randomly chopped input signals is presented in [5] . And an identification of gain error is presented in [6] . When the mismatches are time-varying due to aging or temperature variation, adaptive tracking is necessary. An adaptive estimation method for timing mismatch can be found in [7] , with constraining the finite impulse response (FIR) interpolating filter coefficients to be some functions of the timing mismatch. In [8] and [9] , an adaptive compensation of gain and offset mismatches is introduced. However, these researches mainly aimed at one of the mismatches, and did not take the synthesis influence brought by all three mismatches into consideration. Also, in these approaches, estimation and calibration are separated, that makes the cost of processing unbearable for real-time systems.
In this paper, we develop a novel adaptive algorithm for estimating and calibrating the channel mismatches while the system is operating normally on an unknown signal, based on the control of synthesis cost function of three mismatches. Without an extra calibration signal and redesign, this method could adjust and track the mismatches in background. The use of fractional delay (FD) filter achieves the timing mismatch adjustment and simplifies the design. Figure 1 illustrates the block diagram of a typical TIADC system. It consists of M parallel ADCs, which is called "channel" and works at the same sampling rate f s / M driven by a master sampling clock. After reorganization, the M ADCs work equivalently as a single ADC operating at an M times higher sampling rate.
Adaptive synthesis calibration

Multi-channel system model
Unfortunately, because of the mismatching, each TIADC channel has gain, offset, and timing mismatch, namely, g m , o m , and ∆t m . The output of the m-th channel as illustrated in Fig.  2 is:
where: M denotes the number of channels, x(t) represents the input signal, and y m [k] denotes the digital output signal of the m-th channel. The nonuniform signal degrades the system performance and has to be estimated and calibrated.
Adaptive synthesis calibration algorithm
When time-varying mismatches that were caused by aging or temperature variation are estimated, adaptive methods are generally used because of their general robustness.
The adaptive filtering application is a recursive controller, which could modify its coefficients or control effect based on the variation of the signal parameters or the system state by constant measurements to attain the best possible performance. The distinguishing feature of adaptive filters is that they can modify their response to improve performance during operation without any intervention from the user. The adaptive system consists of the controllable module, controlled objects and adaptive controller. Let x represent the input of the adaptive filter, d be the desired response, y denote the system output, the error signal be e = d−y; the goal is to adjust the system output to approximate the desired response as closely as possible according to a certain performance criterion by comparing its output to d and to obtain a good estimation of the parameters.
In a TIADC parallel sampling system with band-limited input x(t), the channel 0 is chosen as the reference channel, that is, 
where:
We design an optimum filter that estimates the unknown parameters θ by minimizing the following cost function based on the Least Mean Square (LMS) criterion:
where T denotes the transpose. Eq. (5) is a three dimension Nonlinear Least Mean Squares (NLMS):
( , , ).
In order to solve the nonlinear optimization problem in Eq. (6), we use a relaxation-based algorithm [10] based on the LMS criterion, decompose it into three optimization problems, generate the proper control signal to update d m
, o m (k) separately, and minimize the cost function to realize the synthesis estimation.
Using the Steepest Descent algorithm, the parameters are then adjusted by directly updating as:
where,
represents the estimation parameter of the k-th step, θ µ is the step size. Timing mismatch is one of the most significant mismatches, not only difficult to correct, but even more difficult to identify. Since timing mismatch arising in TIADC is typically small, and the analog reconstruction, in general, is computationally expensive or inaccurate, a Farrow structure filter [11] is employed to implement the evaluation and calibration of the timing mismatch.
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where ⊗ denotes conjugate, so Eq. (3) can be rewritten as:
The update function of the timing mismatch is:
where d µ is the step size of the timing mismatch.
The reconstruction of signals with offset error and gain mismatch costs only little computational complexity. As the offset error is an additive noise to the input signal in time domain, the accumulator could be used to compensate. The update function is as follows:
where µ o is the step size of the offset.
The gain error is multiplicative noise to the input signal, which is calibrated by the timevarying multiplier. With the step size µ g , the update function of gain is:
FD filter
FD filter is a discrete-time interpolator to approximate the desired frequency response e -jωd . When the fractional delay d is time-varying, it does not have to be redesigned. The basic idea of the FD filter is to approximate each coefficient in an FIR filter as a polynomial, and decompose into several parallel fixed FIR filters.
For instance, by expending each coefficient in the overall filter to a polynomial function of degree P 3 in d, the FIR is expressible as: 
The Eq. (18) represents a classic filter structure that is called a Farrow structure. The desired fractional delay is achieved by directly multiplying the outputs of these filters with the value of the fractional delay parameter d. Fig. 4 shows a typical FD filter with Farrow structure: where, 3 P is the order of the polynomial and c l (n) is the coefficient for the l-st order term for the n-th value in the impulse response h (n, d). C l (Z), l = 0,⋅⋅⋅, P 3 −1 are identified as FIR subfilters.
For the use of ( )
could be calculated as:
FD FD
The corresponding realization of the derivative of FD filter with a Farrow structure is shown in Fig. 5 . The FD filter can be designed using a constrained nonlinear optimization algorithm based on design criteria. For this purpose, the function fminimax from the optimization toolbox provided by Matlab [12] can be used. When using this function, we provide an objective function, that is, the error function minimized at the given frequency points as well as the gradient of the objective function with respect to the adjustable parameters. 
Synthesis of calibration
With the above analysis, the synthesis of the calibration algorithm is presented, and the Fig.  7 . Since the mismatching parameters' statistical properties of the TIADC system are unknown and change with time, the adaptive filter could automatically adjust its coefficients to compute instantly a "good" approximation at each time.
Results and discussions
Experiment 1. The validity of the proposed adaptive synthesis calibration algorithm has been confirmed in a two-channel TIADC system with equivalent sampling rate at 500 MSPS supported by two 8Bit-250MSPS ADCs (Ideal_8_Bit.adc) [13] . Let the sampling system maintain certain nonuniform d 1 = 0.16, g 1 = 1.09, o 1 = 0.025, and apply the synthesis calibration algorithm to do verification.
A sine wave with frequency f 0 = 10MHz is used as the test signal. The frequency response of the original output sequence before compensation is shown in Fig. 8 . The results show that the estimated mismatches are 1 d = 0.1598, 1 g = 1.0898, 1 o = 0.0210, and the identification has effective accuracy. The gain and offset mismatch have converged to their correct value approximately after 300 samples, and timing mismatch has converged approximately after 2100~2500 samples. Fig. 10 shows the waveform and frequency spectrum of the output signal after calibration. As can be seen, the error spectra caused by mismatches have very little power. Now the calculated value of SNR is approximately 48.08 dB leading to an improvement of 21 dB, the ENOB is increased by 7.69Bit-4.18Bit, and the SFDR is enhanced from 27.09dB to 61.68dB. The performance of this TIADC system verifies the accurate mismatch estimation, and the additional spurious components in the spectrum have been reduced efficiently. Experiment 2. In the same TIADC system with the same mismatches, the overall compensation performance has been evaluated by computing the signal-to-noise (SNR) for a different number of input frequencies. theoretical for 8-bits uncalibrated signal calibrated signal Fig. 11 . SNR measurements for a sinusoidal input. Fig. 11 shows the SNR for the calibrated and uncalibrated output signal. The top plot is the theoretical SNR of an 8 Bit ADC, the next and the bottom plot show the SNR of the signal with and without compensation respectively. Before calibration the maximum SNR is 27 dB, and the calibration is necessary. We can observe that for very low frequency inputs, SNR improvement of the calibrated signal compared to the uncalibrated signal is evident. However, with the input frequency approaching the Nyquist frequency, the improvement becomes small. The SNR of the calibrated signal is superior to 40 dB for normalized frequency inputs up to approximately 0.4. For very high-frequency inputs, the estimation does not converge effectively.
For most applications of the high speed Waveform Digitizer, the lowest band-width of the digitizer must be 5 times the centre frequency of the analyzed signal; it means that the ratio between the sampling rate of the TIADC and the frequency of the input is 0.2~0.4. So this synthesis calibration system works well.
Conclusions
When using a parallel time-interleaved structure to realize high-speed sampling, the mismatches among the channels degrade the system's performance. In this paper, an adaptive blind synthesis calibration algorithm is presented, which could estimate and calibrate the timing, gain and offset errors automatically. With the use of a FD filter, it could compensate the timing error accurately with small cost. Without an extra calibration signal, this method could dynamically track the time-varying mismatches efficiently, and it especially suits a high-speed storage oscilloscope and other applications with high real-time and feasibility.
